View CO120SQ48TI-3_2011820.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

international: connect one ltd. 2 hanagar street kfar saba 44425, israel tel: +972-9-766-0456 fax: +972-9-766-0461 e-mail: info@connectone.com http://www.connectone.com usa: connect one semiconductors, inc. 15818 north 9th ave. phoenix, az 85023 tel: 408-986-9602 fax: 602-485-3715 e-mail: info@connectone.com http://www.connectone.com pub. no. 11-1200-03, copyright ? november 2006 ichip co120sq data sheet ver. 1.11 ichip tm
ichip co120sq data sheet ii information provided by connect one ltd. is believed to be accurate and reliable. however, connect one assumes no responsibility for its use, nor any infringement of patents or other rights of third parties, which may result from its use. no license is granted by implication or otherwise under any patent rights of connect one other than for circuitry embodied in connect one?s products. connect one reserves the right to change circuitry at any time without notice. this document is subject to change without notice. the software described in this document is furnished under a license agreement and may be used or copied only in accordance with the terms of such a license agreement. it is forbidden by law to copy the software on any medium except as specifically allowed in the license agreement. no part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including but not limited to photocopying, recording, transmitting via fax and/or modem devices, scanning, and/or information storage and retrieval systems for any purpose without the express written consent of connect one. ichip, ichip lan, ichip plus, socket ic hip, embedded imodem, internet controller, iconnector, iwifi, ilan, imodem, at+i, and connect one are trademarks of connect one ltd. copyright ? 2000 - 2006 connect one ltd. all rights reserved.
revision history ichip co120sq data sheet iii revision history 11-1200-03 version date description 0.56 july 2005 preliminary release for ichip co120sq. 0.66 september 2005 in wifi flavors the interrupt signal is negative (-lanint) and is low to signal wifi data ready. changed?-dtrh signal to sleep_dis. 1.00 september 2006 added modem flavor. 1.11 november 2006 added two-wire interface and usb device interface, edited content.
contents ichip co120sq data sheet iv contents 1 introduction ..............................................................................................................1-1 2 functional block diagram ........................................................................................2-1 3 features ...................................................................................................................3-1 4 ordering information ................................................................................................4-1 4.1 ichip order number ...................................................................................4-1 5 functional description..............................................................................................5-1 5.1 overview.....................................................................................................5-1 5.2 technical specifications .............................................................................5-1 5.2.1 general.......................................................................................................5-1 5.2.2 operation....................................................................................................5-1 5.2.3 host serial connection...............................................................................5-2 5.2.4 hardware and software flow control.........................................................5-2 6 pin descriptions .......................................................................................................6-1 6.1 10/100baset lan connection ...................................................................6-1 6.1.1 pin assignments (lan connection) ...........................................................6-1 6.1.2 pin functional descriptions (lan connection) ..........................................6-2 6.2 802.11b wifi connection ...........................................................................6-6 6.2.1 pin assignments (wifi connection) ...........................................................6-6 6.2.2 pin functional descriptions (wifi connection) ..........................................6-7 6.3 modem connection ..................................................................................6-12 6.3.1 pin assignments (modem connection) ....................................................6-12 6.3.2 pin functional descriptions (modem connection) ..................................6-13 7 electrical specifications ...........................................................................................7-1 7.1 environmental specifications .....................................................................7-1 7.1.1 absolute maximum ratings........................................................................7-1 7.1.2 dc operating characteristics.....................................................................7-1 8 mechanical dimensions ...........................................................................................8-1 9 recommended soldering profile..............................................................................9-1 10 ichip designs .........................................................................................................10-1 10.1 serial host and ethernet lan environment .............................................10-1 10.2 serial host and 802.11b wifi environment..............................................10-1 10.3 serial host and modem environment.......................................................10-2 10.4 selecting the reset circuit .......................................................................10-2 10.4.1 rc network ..........................................................................................10-2 10.4.2 supervisory circuit ...............................................................................10-3 11 protocol compliance ..............................................................................................11-1 12 list of terms and acronyms...................................................................................12-1
figures ichip co120sq data sheet v figures figure 2-1: ichip functional block diagram...................................................................2-1 figure 6-1: pin assignment for 64-pin tqfp 10/100baset lan connection ...............6-1 figure 6-2: pin assignment for 64-pin tqfp 802.11b wifi connection........................6-6 figure 6-3: pin assignment for 64-pin tqfp modem connection...............................6-12 figure 8-1: co120sq mechanical dimensions .............................................................8-1 figure 10-1: serial host and ethernet controller environment....................................10-1 figure 10-2: serial host and 802.11b wifi adapter ....................................................10-1 figure 10-3: serial host and modem ...........................................................................10-2 figure 10-4: rc reset circuit ......................................................................................10-2 figure 10-5: supervisory reset circuit ........................................................................10-3
tables ichip co120sq data sheet vi tables table 7-1: environmental specifications ? maximum ratings .......................................7-1 table 7-2: dc operating characteristics .......................................................................7-1 table 8-1co120sq dimension .....................................................................................8-1 table 9-1 recommended soldering profile ...................................................................9-1 table 11-1: internet protocol compliance....................................................................11-1 table 12-1: terms and acronyms................................................................................12-2
introduction ichip co120sq data sheet 1-1 1 introduction description the ichip? co120sq internet controller? is a high-performance, firmware-based intelligent peripheral device that provides internet connectivity solutions for a wide range of embedded devices. the firmware provides ip communication via a modem, lan controller, or wifi cf adapter. co120sq is packaged in an rohs-compliant tqfp 64-pin form factor. its serial host interface supports throughput up to 250 kbits/second. co120sq also features a power save mode and will include a sleep mode for energy conservation. co120sq operates in the industrial temperature range and is rohs-compliant. co120sq is powered from a single 3.3- volt supply and incorporates an internal 1.8-volt converter for its cpu core. as an embedded, self-contained internet engine, ichip acts as mediator device between a host processor and an internet communications platform. by completely offloading internet connectivity and standard protocols, it relieves the host from the burden of handling internet communications. from the perspective of a host device, the complexity of establishing and maintaining internet-related sessions are reduced to simple, straightforward commands that are entirely dealt with within ichip?s domain. a serial or usb 1 channel is used to directly interface ichip to a device?s host processor. ichip accesses the internet using one of three communication links: modem (wired or wireless), 10/100baset lan (with an additional ethernet controller), or 802.11b wireless lan (with an external compact flash adapter that uses the prism 2.5/3.0 802.11b wifi chipset). through its host application programming interface (api), ichip accepts commands formatted in connect one's at+i? extension to the industry-standard hayes at command set. ichip supports several levels of status reporting to the host. commands are available to store and manipulate functional and internet-related non-volatile parameter data; to support up to 10 simultaneous tcp and udp sockets to send and receive data over the internet; to support up to two listening sockets; to send email; to open and close ftp files; to fetch html web pages, and to perform serial-to-ip routing. ichip co120sq is the first in a new series of programmable chips that feature an open architecture. you can choose from a variety of firmware versions (flavors) that can be downloaded from connect one?s web site. each firmware flavor defines a different functional subset. flavors also define different pin-out assignments to support separate communication links: cellular or dialup modem, 10/100baset lan or 802.11b wifi. the firmware flavors are downloaded into ichip using its factory-installed non- volatile boot loader. by default, co120sq is shipped from the factory with only the boot loader pre-installed. note 1 : the usb device link is a future implementation.
functional summary ichip co120sq data sheet 2-1 2 functional block diagram figure 2-1: ichip functional block diagram
ordering information ichip co120sq data sheet 3-1 3 features general features microprocessor-controllable through a serial connection. driven by connect one?s ?at+i" extension to the at command set. stand-alone internet communication capabilities. opens up to 10 simultaneous tcp or udp sockets and up to 2 listen (server) sockets. power save and sleep modes for power conservation purposes (sleep mode to be implemented). single 3.3-volt power supply, cmos technology, with internal 1.8-volt for cpu core. onboard non-volatile memory stores all functional and internet-related parameters. supports several layers of status reports. internal "watchdog" guard circuit. auto baud rate detection. supports up to 250kbps throughput. includes hardware and software flow control. updateable firmware. 64-pin tqfp package (10 x 10 x 1.6 mm). rohs?compliant. internet protocol support basic protocols: ppp, lcp, ipcp, pap, chap, ip, icmp, udp, tcp, ping, dns, dhcp. optional protocols, depending on firmware flavor: smtp, http, ftp, sntp. optional web/wap server with internal 24kb storage for web site. optional remotely updateable firmware. optional serialnet mode for serial-to- internet routing. modem flavor features supports dialup internet protocols: ppp, lcp, ipcp, with pap or chap authentication. supports data modems up to 56kbps. supports cdma, cdma2000, edge, gprs, gsm and tdma wireless modems. ras support for dial-in ppp connection. ?stay online? feature for multiple send/receive sessions. transparent mode supports direct modem commands. ?always online? mode with communications ?watchdog? and automatic reconnect. ip registration. lan flavor features supports lan internet protocols arp, icmp, and dhcp. provides 10/100baset ethernet lan connectivity via asix ax88796l or smsc lan91c111 ethernet controllers. wifi flavor features supports lan internet protocols arp, icmp, and dhcp. support for prism 2.5/3.0 802.11b cf wifi adapter. supports wep-based security. supports wpa security. future support for wpa2 security.
ordering information ichip co120sq data sheet 4-1 4 ordering information 4.1 ichip order number connect one?s standard products are avail able in several packages and operating ranges. the order number (valid combinati on) is formed by a combination of the elements below. co120sq / 48 t i ? 3 product code clock: 48 = mhz package: t=tqfp 64-pin temperature range: i = industrial (-40 to +85c / -40 to 185 f) voltage: 3 = 3.3v
pin descriptions ichip co120sq data sheet 5-1 5 functional description 5.1 overview connect one?s co120sq ichip internet controller is an integrated, firmware-driven, self-contained internet engine that is available in a 64-pin tqfp package. ichip accepts simple ascii commands from a host cpu via usb 1 or a serial communication channel and manages an internet communication session through a linked modem, ethernet controller, or an 802.11b wifi cf adapter card. ichip co120sq has several applicable firmware ?flavors? that define its pin-out and functionality. each flavor defines a different pin-out and feature set. ichip is supplied only with a preloaded boot loader, which may be used to download the desired firmware flavor. ichip contains non-volatile flash memory to store the selected firmware flavor and all internet-related operational parameters. connect one offers ichip firmware flavor s that may be used to manipulate tcp and udp sockets; function as a web server (to be implemented), retrieve web server contents over http 1.1; send textual ema il messages; utilize ftp to manipulate, send or receive files; or serve as a serial-to-internet router (to extend a local serial port over tcp or udp sockets across the internet). ichip co120sq firmware flavors include drivers necessary to drive a landline or cellular modem, an external smsc lan91c111 or asix ax88796l ethernet lan controller in a 10/100baset ethernet environment, or an 802.11b wifi cf adapter card that is based on the prism 2.5/3.0 wifi chipset. 5.2 technical specifications 5.2.1 general ichip constitutes a complete internet protocol (ip) messaging solution for non-pc embedded devices. it acts as a mediator device to completely offload the host processor of internet-related software and activities. an industry-standard usb 1 or asynchronous serial link connects ichip to the host processor. programming, monitoring and control are fully supported using connect one?s at+i extension to the standard at command set. 5.2.2 operation all ichip internet and parameter operations are controlled by at+i commands. 5.2.2.1 command mode ichip commands are implemented using the at+i command set. hardware or software flow control exists on the serial channel between the host and ichip. 5.2.2.2 internet mode ichip enters internet mode after being issued an internet command such as to send an email message, open a socket, etc. ichip attempts to establish an internet connection and carry out the required activity through the lan, wifi adapter, or modem. while in this mode, at+i commands are supported to monitor and control the process when needed. note 1 : future implementation.
pin descriptions ichip co120sq data sheet 5-2 5.2.2.3 serialnet mode ichip's serialnet mode option extends a local asynchronous serial link to a tcp or udp socket across the internet. its main purpose is to allow simple devices, which normally interact over a serial line, to interact in a similar fashion across a network, without requiring any changes in the device itself. ichip contains a set of associated operational parameters, which define the nature of the desired network connection. ichip supports both server and client modes in serialnet mode. at+i commands are not required to operate serialnet mode. thus, serialnet mode may be used in existing systems with little or no need to modify the application program. 5.2.2.4 power save mode when power save mode is enabled, ichip automatically shuts down most of its circuits after a period of five seconds of inactivity on the host serial port. the inactivity timeout is a parameter set by the host. renewed activity on the host serial port, modem serial port, or the lan controller will restore ichip to full operation mode. 5.2.2.5 sleep mode in sleep mode, ichip completely shuts down a ll its circuits. ichip power consumption goes to an absolute minimum. ichip is restarted with the reset signal. this mode has not been implemented yet. note: for this mode to be properly used, pin 20 (sleep_dis) must be pulled-down to gnd. 5.2.3 host serial connection ichip supports a full-duplex, ttl-level serial communications link with the host processor. full eia-232-d hardware flow control, including tx, rx, cts, and rts lines, is supported. co120sq supports standard baud rate configurations from 2,400 bps up to 115,200 bps with auto baud rate detection and one high-speed, non-standard, 250kbps on the host asynchronous serial communications channel. the default baud rate may be changed permanently by using the at+ibdrf command. 5.2.4 hardware and soft ware flow control hardware flow control is supported between the host serial connection and ichip. flow control is programmed via the at+iflw command. the default flow control method is set to ?wait/continue? software flow control (which is similar to xon/xoff software flow control) between ichip and the host processor. the hardware flow control method frees the host cpu from monitoring and handling the software flow control. the host can program ichip to either use hardware flow control or ?wait/continue? software flow control. the flow control mechanism is based on the rts/cts signals.
pin descriptions ichip co120sq data sheet 6-1 6 pin descriptions 6.1 10/100baset lan connection 6.1.1 pin assignment s (lan connection) figure 6-1: pin assignment for 64-pin tqfp 10/100baset lan connection ichip tm co120 sq/48ti-3 rxdi/hbt 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 55 54 53 52 51 50 49 62 61 60 59 58 57 56 txdh a3 a2 a1 gnd gnd_c3 vdd gnd a0 z3 z2 z1 z0 vdd gnd -sernet_frc 31 32 64 63 txdi/newdat a a4 gnd -rd -wr gnd_r gnd vdd gnd gnd gnd n.c gnd gnd gnd gnd clkin sleep_dis gnd nc vdd_r -res gnd gnd_c1 gnd_c2 gnd vdd gnd d0 d1 rxdh d2 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 d3 d4 d5 d6 vdd gnd d7 -msel usbdp usbdn gnd -rtsh -sernet_ind - lanint
pin descriptions ichip co120sq data sheet 6-2 6.1.2 pin functional descri ptions (lan connection) 6.1.2.1 miscellaneous signals (lan connection) signal type pin no. description -msel i(pu) 41 mode select: ? when this pin is held low during power up for at least 5 seconds, ichip will automatically enter to monitor mode. ? when this pin is held low during power up for less than 5 seconds, it forces ichip into auto baud rate detection. ? if ichip is in serialnet mode, ichip exits serialnet mode. when not used, can be left not connected. -resin i(st) 24 -reset input: when -resin is low, ichip immediately terminates its present activity and clears its internal logic. -resin must be held low for at least 10 ms after power reaches 90%. this input is provided with a schmitt trigger to facilitate power-on reset generation via an rc network. clkin i 19 oscillator input: the oscillator must be 16mhz. rxdi/ newdata i/od 1 monitor mode: rxdi (o) this pin supplies asynchronous serial receive data for icp (in-circuit programming) mode. application mode: heartbeat (o) provides a 50% duty cycle, 40 msec period square wave when ichip firmware runs properly. this signal is open drain; it must be connected with a 10k pull-up resistor when used as heartbeat output. rxdi/ newdata o 2 monitor mode: txdi (o) this pin supplies asynchronous serial transmit data for icp (in-circuit programming) mode. application mode: newdata (o) this signal is raised when new data in one or more sockets is available. it is lowered when any socket data is read. -sernet_ ind o 46 serialnet indicator: when low, indicates that ichip is in serialnet mode.
pin descriptions ichip co120sq data sheet 6-3 signal type pin no. description -sernet_ frc i(pu) 49 force serialnet mode: when this pin is low, ichip is forced into serialnet mode. when this pin is high, serialnet mode is managed with at+i commands. leave not connected when not in use. not implemented. z[0,1] io 53, 52 general purpose i/o (gpio): reserved for future use. these pins should be left nc (not connected). z[2] twck 54 two-wire clock. z[3] twd 55 two-wire data. gnd p 4, 8, 10, 11, 12, 14, 15, 16, 18, 21, 25, 28, 30, 39, 44, 50, 57, 59 ground: ichip ground signal. gnd_c1 --- 26 must connect this pin with 1uf capacitor to gnd (pin 25). for internal 1.8v power supply. gnd_c2 --- 27 must connect this pin with 33pf and 10uf capacitors to gnd (pin 28). for internal 1.8v power supply. gnd_c3 --- 58 must connect this pin with 33pf and 10uf capacitors to gnd (pin 57). for internal 1.8v power supply. gnd_r --- 7 must connect this pin with 10k resistor to gnd. vdd p 9, 17, 29, 38, 51 power supply: these pins supply power (+3.3v) to ichip?s i/o pins. vdd_r --- 23 must connect this pin with 10k resistor to vdd. nc --- 13, 22 nc (not connected) pins. sleep_dis i 20 sleep disable: when this pin is high, sleep mode is disabled. when this pin is low, ichip enters sleep mode according to its settings and configuration. not implemented.
pin descriptions ichip co120sq data sheet 6-4 6.1.2.2 host serial interface signals (lan connection) signal type pin no. description txdh o 64 transmit data host: this pin supplies asynchronous serial transmit data to the host. rxdh i(pu) 63 receive data host: this pin supplies asynchronous serial receive data from the host. when not used, can be left open. usbdn io 43 usb bi-directional data (data+). this pin requires an external pull-up to vdd to maintain a high level. usbdp io 42 usb bi-directional data (data-). -ctsh/ usbclock i(pd) 47 serial host connection: clear-to-send host (-ctsh) is active only when host hardware flow control is enabled. when ?ctsh is low, flow control is enabled for the host serial port. this means that ichip can transmit to the host. when ?ctsh is high, ichip stops transmitting to the host. ?ctsh is sampled only at the beginning of a transmission frame. if ?ctsh is raised while a character frame is transmitted, that frame is completed. usb device connection: usb clock must be a 4 mhz square-wave clock signal. when not used, can be left open. -rtsh o 45 ready-to-send host: -rtsh is active only when host hardware flow control is enabled. when -rtsh is low, flow control is enabled for the host serial port, i.e., the host may transmit to ichip. when -rtsh is high, ichip indicates that its receiver is busy and cannot receive data from host. when not used, can be left open.
pin descriptions ichip co120sq data sheet 6-5 6.1.2.3 local bus signals (lan connection) signal type pin no. description d[7-0] io 40, 37, 36, 35, 34, 33, 32, 31 data bus: these pins supply data to/from the ichip. these pins should be connected to the data bus of the lan controller. a[4-0] o 3, 62, 61, 60, 56 address bus: these pins supply addresses to the ichip. these pins should be connected to the address bus of the lan controller. -rd o 5 read: this pin indicates that ichip is performing a read cycle. this pin should be connected to -rd on the lan controller. -wr o 6 write: this pin indicates that ichip is performing a write cycle. this pin should be connected to -wr on the lan controller. -lanint i 48 lan interrupt. when high, this signal indicates that the lan controller has information for ichip. legend: i - input o - output i(pu) - input with 100k pull-up resistor i(pd) - input with 100k pull-down resistor i(st) - schmitt trigger input i/o - input / output i/od - input / output open drain p - power signal
pin descriptions ichip co120sq data sheet 6-6 6.2 802.11b wifi connection 6.2.1 pin assignment s (wifi connection) figure 6-2: pin assignment for 64-pin tqfp 802.11b wifi connection ichip tm co120 sq/48ti-3 rxdi/a6 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 55 54 53 52 51 50 49 62 61 60 59 58 57 56 txdh a3 a2 a1 gnd gnd_c3 vdd gnd a0 z3 z2 a5 -cfwr vdd gnd -sernet_frc 31 32 64 63 txdi/newdat a a4 gnd -rd -wr gnd_r gnd vdd gnd gnd gnd n.c gnd gnd gnd gnd clkin sleep dis gnd nc vdd_r -res gnd gnd_c1 gnd_c2 gnd vdd gnd d0 d1 rxdh d2 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 d3 d4 d5 d6 vdd gnd d7 -msel usbdp usbdn gnd -rtsh -wiifi wait - -lanint
pin descriptions ichip co120sq data sheet 6-7 6.2.2 pin functional descript ions (wifi connection) 6.2.2.1 miscellaneous signals (wifi connection) signal type pin no. description -msel i(pu) 41 mode select: ? when this pin is held low during power up for at least 5 seconds, ichip will automatically enter monitor mode. ? when this pin is held low during power up for less than 5 seconds, it forces ichip into auto baud rate detection. ? if ichip is in serialnet mode, ichip exits serialnet mode. when not used, can be left not connected. -resin i(st) 24 -reset input: when -resin is low, ichip immediately terminates its present activity and clears its internal logic. -resin must be held low for at least 10 ms after power reaches 90%. this input is provided with a schmitt trigger to facilitate power-on reset generation via an rc network. clkin i 19 oscillator input: the oscillator must be 16mhz. txdi/ newdata o 2 monitor mode: txdi (o) this pin supplies asynchronous serial transmit data for icp (in-circuit programming) mode. application mode: newdata (o) this signal is raised when new data in one or more sockets is available. it is lowered when any socket data is read. -sernet_ frc i(pu) 49 force serialnet mode: when this pin is low, ichip is forced into serialnet mode. when this pin is high, serialnet mode is managed with at+i commands. leave not connected when not in use. not implemented. z[0,1] io 53, 52 general purpose i/o (gpio): reserved for future use. these pins should be left nc (not connected). z[2] twck 54 two-wire clock.
pin descriptions ichip co120sq data sheet 6-8 signal type pin no. description z[3] twd 55 two-wire data. gnd p 4, 8, 10, 11, 12, 14, 15, 16, 18, 21, 25, 28, 30, 39, 44, 50, 57, 59 ground: ichip ground signal. gnd_c1 --- 26 must connect this pin with 1uf capacitor to gnd (pin 25). for internal 1.8v power supply. gnd_c2 --- 27 must connect this pin with 33pf and 10uf capacitors to gnd (pin 28). for internal 1.8v power supply. gnd_c3 --- 58 must connect this pin with 33pf and 10uf capacitors to gnd (pin 57). for internal 1.8v power supply. gnd_r --- 7 must connect this pin with 10k resistor to gnd. vdd p 9, 17, 29, 38, 51 power supply: these pins supply power (+3.3v) to ichip?s i/o pins. vdd_r --- 23 must connect this pin with 10k resistor to vdd. nc --- 13, 22, 42, 43 nc (not connected) pins. sleep_dis i 20 sleep disable: when this pin is high, sleep mode is disabled. when this pin is low, ichip shall enter sleep mode according to its settings and configuration. not implemented.
pin descriptions ichip co120sq data sheet 6-9 6.2.2.2 host serial interface signa ls (wifi connection) signal type pin no. description txdh o 64 transmit data host: this pin supplies asynchronous serial transmit data to the host. rxdh i(pu) 63 receive data host: this pin supplies asynchronous serial receive data from the host. when not used, can be left open. usbdn io 43 usb bi-directional data (data+). this pin requires an external pull-up to vdd to maintain a high level. usbdp io 42 usb bi-directional data (data-). -ctsh/ usbclock i(pd) 47 serial host connection: clear-to-send host (-ctsh) is active only when host hardware flow control is enabled. when ?ctsh is low, flow control is enabled for the host serial port. this means that ichip can transmit to the host. when ?ctsh is high, ichip stops transmitting to the host. ?ctsh is sampled only at the beginning of a transmission frame. if ?ctsh is raised while a character frame is transmitted, that frame is completed. usb device connection: usb clock must be a 4 mhz square-wave clock signal. when not used, can be left open. -rtsh o 45 ready-to-send host: -rtsh is active only when host hardware flow control is enabled. when -rtsh is low, flow control is enabled for the host serial port, i.e., the host may transmit to ichip. when -rtsh is high, ichip indicates that its receiver is busy and cannot receive data from host. when not used, can be left open.
pin descriptions ichip co120sq data sheet 6-10 6.2.2.3 local bus signals (wifi connection) signal type pin no. description d[7-0] io 40, 37, 36, 35, 34, 33, 32, 31 data bus: these pins supply data to/from the ichip. these pins should be connected to the cf data bus. a[5-0] o 53, 3, 62, 61, 60, 56 address bus: these pins supply addresses to the ichip. these pins should be connected to the cf address bus. rxdi/a6 i/od 1 monitor mode: rxdi (i) this pin supplies asynchronous serial receive data for icp (in-circuit programming) mode. application mode: a6 (o) wifi address line 6. this pin should be connected to the cf address bus. this signal is open drain; it must be connected with a 10k pull-up resistor when used as a6 output. -wifi_ wait i 46 wifi adapter wait signal. when ?wifi_wait is low, ichip waits for wifi adapter. -rd o 5 read: this pin indicates that ichip is performing a read cycle. this pin should be connected to the cf bus -rd signal. -wr o 6 write: this pin indicates that ichip is performing a write cycle. this pin should be connected to the cf bus -wr signal. -cfwr o 52 -cfwr: this pin indicates that ichip is performing a write i/o cycle. this pin should be connected to the cf bus -iowr signal. note that the -iord signal on the cf bus must be connected to vdd. -lanint i 48 wlan interrupt. when low, this signal indicates that the wifi controller has pending information.
pin descriptions ichip co120sq data sheet 6-11 legend: i - input o - output i(pu) - input with 100k pull-up resistor i(pd) - input with 100k pull-down resistor i(st) - schmitt trigger input i/o - input / output i/od - input / output open drain p - power signal
pin descriptions ichip co120sq data sheet 6-12 6.3 modem connection 6.3.1 p in assignments (modem connection) figure 6-3: pin assignment for 64-pin tqfp modem connection ichip tm co120 sq/48ti-3 rxdi/hbt 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 55 54 53 52 51 50 49 62 61 60 59 58 57 56 txdh -rtsm -ctsm -dtrm gnd gnd_c3 vdd gnd -stb y z3 z2 z1 z0 vdd gnd -sernet_frc 31 32 64 63 txdi/newdat a gnd gnd rxdm txdm gnd_r gnd vdd gnd gnd gnd n.c gnd gnd gnd gnd clkin sleep dis gnd nc vdd_r -res gnd gnd_c1 gnd_c2 gnd vdd gnd -cdm z4 rxdh z5 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 z6 z7 z8 z9 vdd gnd -rim -msel usbdp usbdn gnd -rtsh -sernet_ind - -dsrm
pin descriptions ichip co120sq data sheet 6-13 6.3.2 pin functional descript ions (modem connection) 6.3.2.1 miscellaneous signals (modem connection) signal type pin no. description -msel i(pu) 41 mode select: ? when this pin is held low during power up for at least 5 seconds, ichip will automatically enter monitor mode. ? when this pin is held low during power up for less than 5 seconds, it forces ichip into auto baud rate detection. ? if ichip is in serialnet mode, ichip exits serialnet mode. when not used, can be left not connected. -resin i(st) 24 -reset input: when -resin is low, ichip immediately terminates its present activity and clears its internal logic. -resin must be held low for at least 10 ms after power reaches 90%. this input is provided with a schmitt trigger to facilitate power-on reset generation via an rc network. clkin i 19 oscillator input: the oscillator must be 16mhz. rxdi/hbt i/od 1 monitor mode: rxdi (i) this pin supplies asynchronous serial receive data for icp (in-circuit programming) mode. application mode: heart beat (o) provides a 50% duty cycle, 40 msec period square wave when ichip firmware is properly running. this signal is open drain; it must be connected with a 10k pull up resistor when used as heartbeat output. txdi / newdata o 2 monitor mode: txdi (o) this pin supplies asynchronous serial transmit data for icp (in-circuit programming) mode. application mode: newdata (o) this signal is raised when new data in one or more sockets is available. it is lowered when any
pin descriptions ichip co120sq data sheet 6-14 signal type pin no. description socket data is read. -sernet_ind o 46 serialnet indicator: when low, it indicates that ichip is in serialnet mode. -sernet_frc i(pu) 49 force serialnet m ode: when this pin is low, ichip is forced into serialnet mode. when this pin is high, serialnet mode is managed with at+i commands. leave not connected when not in use. not implemented. z[0-1, 4-9] io 37, 36, 35, 34, 33, 32, 53, 52 general purpose i/o (gpio): reserved for future use. these pins should be left not connected (nc). z[2] twck 54 two-wire clock. z[3] twd 55 two-wire data. gnd p 3, 4, 8, 10, 11, 12, 14, 15, 16, 18, 21, 25, 28, 30, 39, 44, 50, 57, 79 ground: ichip ground signal. gnd_c1 --- 26 must connect this pin with 1uf capacitor to gnd (pin 25). for internal 1.8v power supply. gnd_c2 --- 27 must connect this pin with 33pf and 10uf capacitors to gnd (pin 28). for internal 1.8v power supply. gnd_c3 --- 58 must connect this pin with 33pf and 10uf capacitors to gnd (pin 57). for internal 1.8v power supply. gnd_r --- 7 must connect this pin with 10k resistor to gnd. vdd p 9, 17, 29, 38, 51 power supply: this pin supplies power (+3.3v) to ichip?s i/o pins. vdd_r --- 23 must connect this pin with 10k resistor to vdd. nc --- 13, 22 not connected pins. sleep_dis i 20 sleep disable: when this pin is high, ichip?s sleep
pin descriptions ichip co120sq data sheet 6-15 signal type pin no. description mode is disabled. when this pin is low, ichip enters sleep mode according to its parameter settings. not implemented. -stby i(pu) 56 standby mode: when ichip is low, it goes into standby mode.
pin descriptions ichip co120sq data sheet 6-16 6.3.2.2 host serial interface signals signal type pin no. description txdh o 64 transmit data host: this pin supplies asynchronous serial transmit data to the host. rxdh i(pu) 63 receive data host: this pin supplies asynchronous serial receive data from the host. when not used, can be left open. usbdn io 43 usb bidirectional data (data +). this pin requires an external pull-up to vdd to maintain a high level. usbdp io 42 usb bidirectional data (data -). -ctsh/ usbclock i(pd) 47 serial host connection: clear-to-send host (-ctsh) is active only when host hardware flow control is enabled. when -ctsh is low, flow control is enabled for the host serial port, i.e., ichip may transmit to the host. when -ctsh is high, ichip stops transmitting to the host. -ctsh is sampled only at the beginning of a transmission frame. if -ctsh is raised while a character frame is being transmitted, that frame is completed. usb client connection : usb clock must be 4mhz square-wave clock signal. when not used, can be left open. -rtsh o 45 ready-to-send host: -rtsh is active only when host hardware flow control is enabled. when -rtsh is low, flow control is enabled for the host serial port, i.e., the host may transmit to ichip. when -rtsh is high, ichip indicates that its receiver is busy and cannot receive data from host. when not used, can be left open.
pin descriptions ichip co120sq data sheet 6-17 6.3.2.3 serial modem signals signal type pin no. description txdm o 6 transmit data modem: this pin provides asynchronous serial transmit data to the modem from the serial port. this pin must remain high on reset. rxdm i 5 receive data m odem: this pin provides asynchronous serial receive data from the modem from the asynchronous modem serial port. when this pin is not used, connect it to vdd. -ctsm i(pd) 61 clear-to-send modem: -ctsm is active only when modem hardware flow control is enabled. when ?ctsm is low, flow control is enabled for the modem serial port. that is, ichip can transmit to the modem. when ?ctsm is high, the ichip transmitter holds its data in the serial port transmit register. when not used, can be left open. -rtsm o 62 ready-to-send modem: -rtsm is active only when modem hardware flow control is enabled. when ?rtsm is low, flow control is enabled for the modem serial port. that is, the modem can transmit to ichip. when ?rtsm is high, ichip indicates that its receiver is busy and cannot receive data from the modem. when not used, can be left open. -dsrm i(pd) 48 data set ready modem: when ?dsrm is low, it indicates that the modem is attached and ready to communicate with ichip. when not used, can be left open. -dtrm o 60 data terminal ready modem: when ?dtrm is low, it indicates to the modem that ichip is attached and ready to communicate. -cdm i(pd) 31 carrier detect modem: this pin indicates to ichip that the modem detects a carrier signal.
pin descriptions ichip co120sq data sheet 6-18 -rim i(pu) 40 ring indicator modem: this pin indicates to ichip that the modem communication device detects a ring signal. legend: i - input o - output i(pu) - input with 100k pull up resistor i(pd) - input with 100k pull down resistor i(st) - schmitt trigger input i/o - input / output i/od - input / output open drain p - power signal
electrical specifications ichip co120sq data sheet 7-1 7 electrical specifications 7.1 environmental specifications 7.1.1 absolute maximum ratings parameter rating vdd -0.3 to +4 volts vin -0.3 to +4 volts operating temperature -40 to +85c (-40 to 185f) storage temperature -40 to 125c (-40 to 257f) table 7-1: environmental specifications ? maximum ratings 7.1.2 dc operating characteristics parameter min typical max units vdd 3.0 3.3 3.6 volts high-level input 1 0.7vdd volts low-level input 1 0.3vdd volts high-level output @4ma vdd -0.8 volts low-level output @4ma 0.4 volts input leakage current tbd ua power supply current from vdd (operating mode) tbd tbd ma power supply current from vdd (power save mode) tbd ua power supply current from vdd (sleep mode) tbd ua input capacitance tbd pf reset pulse 10 msec table 7-2: dc operating characteristics
mechanical dimensions ichip co120sq data sheet 8-1 8 mechanical dimensions side view top view figure 8-1: co120sq mechanical dimensions a a1 a2 l l1 b e d h minimum 0.05 1.35 0.45 0.17 typical 1.00 0.60 0.22 0.50 10 12 maximum 1.6 0.15 1.45 0.75 0.27 table 8-1co120sq dimension
recommended soldering profile ichip co120sq data sheet 9-1 9 recommended soldering profile reflow profile description of characteristics process preheat initial heating of the component leads. 1-3oc/sec 100oc to 125oc thermal soak solder paste dries out and flux activates. 100oc to 175oc maximum 120 sec. time above 183oc peak temperature. 60 to 120 sec. reflow peak reflow temperature. 240oc cooling time within 5oc of actual peak temperature. maximum 4oc/sec table 9-1 recommended soldering profile note: a maximum of three reflow passes allowed per device.
ichip designs ichip co120sq data sheet 10-1 10 ichip designs 10.1 serial host and ethernet lan environment figure 10-1: serial host and ethernet controller environment 10.2 serial host and 802.11b wifi environment figure 10-2: serial host and 802.11b wifi adapter ethernet controller a 0- a 4 d 0 -d 7 ichip serial embedded cpu (host) lan -rd lanint -wr cf connecto r a 0- a 6 d 0 -d 7 ichip serial embedded cpu (host) -rd lanint -wr 802.11b cf wifi adapter
ichip designs ichip co120sq data sheet 10-2 10.3 serial host and modem environment figure 10-3: serial host and modem 10.4 selecting the reset circuit 10.4.1 rc network the reset signal may be designed with an rc network. should be greater than 10 msec. this is a low-cost solution. vcc d 10u 10k -res figure 10-4: rc reset circuit
ichip designs ichip co120sq data sheet 10-3 10.4.2 supervisory circuit gnd gnd gnd vcc gnd vcc + c15 1uf/16v r1 4.7k u3 max708r 1 4 8 7 5 2 3 6 mr pfi reset reset pfo vcc gnd nc c11 0.1uf -res figure 10-5: supervisory reset circuit
protocol compliance ichip co120sq data sheet 11-1 11 protocol compliance ichip co120sq flavors comply with the following internet standards: rfc 768 user datagram protocol (udp) rfc 791 internet protocol (ip) rfc 792 internet control message protocol (icmp) rfc 793 transmission control protocol (tcp) rfc 821 simple mail transfer protocol (smtp) rfc 822 standard for the format of arpa internet text messages rfc 826 ethernet address resolution protocol (arp) rfc 959 file transfer protocol (ftp) rfc 1034 domain names (dns) - concepts and facilities rfc 1035 domain names (dns) - implementation and specification rfc 1321 md5 message digest algorithm rfc 1331 point-to-point protocol (ppp) rfc 1332 internet protocol control protocol (ipcp) rfc 1334 password authentication protocol (pap) rfc 1570 ppp link control protocol (lcp) extensions rfc 1661 ppp rfc 1877 ppp ipcp extensions for name server addresses rfc 2030 simple network time protocol (sntp) rfc 2068 hypertext transfer protocol http/1.1 rfc 2131 dynamic host configuration protocol (dhcp) rfc 2132 dhcp options (only relevant parts) table 11-1: internet protocol compliance
list of terms and acronyms ichip co120sq data sheet 12-1 12 list of terms and acronyms at+i tm connect one's internet extension to the industry-standard hayes at command set. supports simplified inter net connectivity commands in the spirit of the at syntax. base64 encoding scheme , which converts arbitrary binary data into a 64-character subset of us ascii. the encoded data is 33% larger than the original data. chap challenge-handshake authentication protocol dns domain name system . defines the structure of internet names and their association with ip addresses. ftp file transfer protocol . used to provide file and directory services for remote server file systems. ichip tm connect one?s internet controller for embedded internet connectivity. icmp internet control message protocol . network layer internet protocol that reports errors and provides other in formation relevant to ip packet processing. ip internet protocol . provides for transmitting blocks of data, called datagrams, from sources to destinations, which are hosts identified by fixed length addresses. also provides for fr agmentation and reassemble of long datagrams, if necessary. ipcp internet protocol control protocol isp internet service provider . commercial company that provides internet access to end (mostly pc) us ers through a dial-up connection. lcp link control protocol. negotiates data link characteristics and tests the integrity of the link. ?leave on server? an option designating whether retrieved email messages are left intact on the server for subsequent downloads or are deleted from the server after successful download. pap password authenti cation protocol. used optionally by ppp to identify a user to the isp. ping icmp protocol echo message and its reply. often used to debug ip networks and to test the accessibility of a network device. ppp point-to-point protocol. communications protocol used to send data across serial communication links, such as modems. rfc request for comments . collections of standards that define the way remote computers communicate over the internet. smtp simple mail transfer protocol . provides for transferring mail reliably and efficiently over the internet. sntp simple network time protocol. used to retrieve accurate time of day from a networked time server. the accurate utc/gmt time is retrieved.
list of terms and acronyms ichip co120sq data sheet 12-2 tcp transmission control protocol . provides reliable stream-oriented connections over the internet. works in conjunction with its underlying ip protocol. table 12-1: terms and acronyms

▲Up To Search▲

Price & Availability of CO120SQ48TI-3

	To Download CO120SQ48TI-3 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .